

COMPARISON OF DISPATCHING RULES FOR SEMICONDUCTOR MANUFACTURING USING LARGE FACILITY MODELS

Manfred Mittler

IBM
Global Services - Industrial Sector
Decision Technology 0817/7103-47
D-70548 Stuttgart, GERMANY

Alexander K. Schoemig

Infineon Technologies AG
Operational Excellence
P.O. Box 10 09 44
D-93009 Regensburg, GERMANY

ABSTRACT

In this paper, we present a comparison of five dispatching rules that aim to reduce the mean and the variance of cycle times. The performance of the dispatch rules is evaluated using simulation results for two large semiconductor wafer fabrication facilities. The results show that which dispatch rule achieves the best results depends on the fab, on the load of the fab and on the product.

1 INTRODUCTION

In the era of supply chain management, the optimization of fab performance is still a hot topic in the semi-conductor business. The most common performance measures for a semiconductor fabrication facility (fab) are machine utilization, production yield, throughput, and last but not least, cycle time. We define cycle time as the time a lot of wafers needs to travel through the semiconductor wafer manufacturing process. The overall cycle time of a lot of wafers is the sum of the total times the wafer has spent in process, waiting times for all resources (such as operators, machines, tools, transportation system) needed for each processing step to become available, times elapsed during measurement and quality inspections, and the time the lot has spent in transportation.

Crucial factors of competitiveness in semi-conductor manufacturing are the ability to rapidly incorporate advanced technologies in electronic products, ongoing improvement of manufacturing processes, and the capability of meeting due dates. In a situation where both prices and the state of technology have settled at a certain level, the capability of meeting due dates along with the reduction of cycle time probably has become the most decisive factor to stand the fierce competition in the global market place. Consequently, operations managers are under increasing pressure to tune the wafer manufacturing process to ensure on-time delivery. From the technical point of view, the goal of reducing processing times as well as taking care

of random machine breakdowns and the unavailability of resources in general is usually reached with improved manufacturing technology that accompanies innovative physical manufacturing processes. Production logistics, on the other hand, tries to find sophisticated scheduling systems that minimize the contention for resources and consequently waiting times. However, making these decisions or designing such a system is not straightforward due to the complex manufacturing environment.

2 PROBLEM STATEMENT AND LITERATURE REVIEW

There are several factors that make production planning and control in a semiconductor chip manufacturing facility particularly difficult. For a complete summary see Hogg et. al. (1991) or Uzsoy et. al. (1992). In the following we will focus on production control and operations management as they relate to the flow of materials and the set of operations that transform raw material into the final products.

A whole spectrum of related problems have to be solved in the overall context. Depending on the technology and customer specifications, the whole manufacturing process may require up to 600 single processing steps. A typical semiconductor fab produces several products at the same time. The number of different products and material flows may approach some 200. In the past, while producing simple logic circuits, standard memory and processor chips, semiconductor fabs have been operated in a make-to-stock fashion, since production lots were usually not related to a particular order. These days, however, with ASICs and specialty processors gaining more and more market share and therefore production volume, the capability of meeting due dates has become a crucial factor in global manufacturing competitiveness.

A typical semiconductor chip manufacturing facility contains hundreds of various machines and tools such as masks used for lithography. Few machines are used for only one dedicated processing step. Most machines are designed

to carry out several very similar processing steps during the whole processing sequence and for multiple products. Machines of the same type are usually grouped into *work centers* for several reasons: Reduction of setup time, redundancy in case of breakdowns, efficient utilization of operators, and having backup when maintenance work is done.

Since the number of operations that have to be carried out exceeds the number of available machines, several of these operations are done at the same work centers. This means that a lot visits a work center more than once, in fact, up to 20 times. The process flow shows a cyclic pattern, in other words, lots of material being at different stages of processing join in front of this work center and fork after it, contending with each other for service at this work center. A manufacturing system having this feature is called a *re-entrant* line.

Furthermore, lots of wafers or single wafers may be re-routed to previous processing steps for rework if inspection detects that an operation was not done within specifications, but the wafer does not need to be discarded since it is not ultimately spoiled. These features make dispatching and scheduling particularly difficult in practice and theoretically intractable, since lots may overtake each other in a non-predictable way. The effects of overtaking on the performance metrics of queuing networks are discussed in Mittler et al. (1995).

Uzsoy et al. (1994) describe the characteristics of various approaches to the shop-floor control problem in semiconductor manufacturing. The research on this topic is reviewed and classified, and the relative advantages and disadvantages of the solution techniques used are discussed. Mittler et al. (1995) show that the efficiency of dispatching rules that utilize only local information is very limited in reducing the effects of variability on cycle times. An early study by Wein (1988) for a development and research semiconductor fabrication environment that featured only one process flow gave indication that non-local dispatching and scheduling rules significantly outperform their counterparts. Hence, in this investigation we compare a non-local dispatching and scheduling rule with two standard and two sophisticated local rules. A recent study (Rose (1999)) shows that a simple wafer fab model, incorporating essential features of a real fab, may give valuable insight in its dynamic. Naturally, of greater interest are investigations on a real fab size level, e.g. Brown et al. (1997). Unfortunately, latest research, e.g., Collins et al. (1999), Gupta et al. (1999) or Morrison et al. (1999), focus on only one advanced dispatching rule.

3 RESEARCH METHODOLOGY

3.1 Simulation Tool and Models

This investigation was conducted using the *Delphi* simulation tool as it has been available for academia until

August 1995. This tool was used during the 1994 joint SEMATECH / JESSI project MIMAC („Measurement and Improvement of Manufacturing Capacity“; see Fowler and Robinson (1995)). From September 1st, 1995 on it has been distributed as *Factory Explorer*TM (FX). This product is a package for capacity analysis of large manufacturing systems, with an emphasis on providing building blocks for modeling semiconductor manufacturing. FX combines an ExcelTM-based interface with two performance analysis engines – one utilizing queuing formulae and one containing a discrete event simulator.

We simulate semiconductor fabrication facilities using factory-level data sets of two different semiconductor fabs. These data sets were collected during the MIMAC project. These data sets have features as: different processes, scrap and rework, lot transportation, set-up times, batching, and machine failures. An overview of these data sets concerning the product to be manufactured, product mix, etc. is given in Table 1.

Table 1: MIMAC Data Sets #1 and #3

Data Set	Set #1	Set #3
Type of Factory	Commodity	Commodity / Logic
No. of Process Flows	2	11
Approx. WSPM	16000	21400
Avg. No. of Mask Layers	15	35
No. of Processing Steps	210 / 245	298 - 533
No. of Tools	83	73

We keep the original denotation of the data sets to avoid any misunderstandings. Each wafer type requires a certain sequence of processing steps, possibly receiving service from diverse tools. Note, that the product mix is given by the portion of one wafer type of the overall load. As a consequence, the dispatching rate of lots of wafers may differ significantly. The process flow specifications for each job type are given separately. Hence, we expect different results for every wafer type. If not mentioned explicitly, all other parameters are left unchanged.

3.2 Simulation Parameters

The fab load (lot release) defined in the original data set resulted in a bottleneck utilization of 90% for data set 1 and 70% for data set 3. In any case, statistical data was sampled only after the initial transient phase of the system. Delphi utilizes the Schruben test (Schruben (1982)) to detect initial bias in simulation output. Briefly, this test forms a test statistic that is sensitive to changes in the batch means, the method used in FX to average output and generate confidence intervals. This test statistic converges in a statistical distribution of a known characteristic against which the empirical distribution of the actual output can be tested. As a result, in both cases we sampled data of some 50000 lots. We applied the

batch means technique to calculate the confidence intervals reported in the results section.

3.3 Experimental Factors

The most sophisticated dispatch rules to reduce the mean and the variance of cycle times are

- the **Minimum Inventory Variability Scheduling (MIVS)**, (see Li et al. (1996) for an introduction and Collins et al. (1999) for an application report),
- the **fluctuation policies for the mean of the cycle time (FSMCT)**, and
- the **fluctuation policies for the variance of cycle time (FSCVT)** (both are reported in Lu et al. (1994)).

In a recent paper (Mittler and Schoemig (1999)), we showed that these rules have measurable advantages compared to standard dispatching rules when applied to small fab models. In the following, we compare these dispatch rules to the standard rules First-In First-Out (FIFO) and Earliest Due Date (EDD) using the MIMAC data sets described above.

4 RESULTS

In general, the mean (MCT) and the standard deviation (SCT) of cycle time are used to compare the different dispatch rules to each other. Apart from these performance measures, we also report 95% confidence intervals for the mean cycle time. In order to rank the dispatch rules, we calculate the start rate-weighted sum of any performance measure over all products according to the following formula:

$$x = \sum_i \frac{l_i}{l} \cdot x_i \quad (1)$$

where l_i and x_i are the release rate and the performance measure for product i and l is the sum of all release rates.

4.1 MIMAC Data Set #1

In case of data set #1 with two products, the best performance in terms of both the mean and the standard deviation of cycle time (which are both weighted according to the product release rate) is achieved by FSVCT (see Fig. 1).

The relative improvement compared to FIFO is about 23% for the mean and 50% for the standard deviation (see Fig. 2). The corresponding numbers for MIVS are only 5.2% and 7.5%, respectively. Due to the simpler routing, MCT and SCT as well are smaller for product 1. In terms of MCT, MIVS outperforms all other dispatch rules if we take into account product 1 only. For product 2, however,

MIVS achieves about the same results as EDD and is inferior to FSVCT. If we switch to SCT, the results of FSVCT can not be topped neither for product 1 nor for product 2.




Figure 1: Mean and Standard Deviation of Cycle Time for MIMAC Data Set #1




Figure 2: Relative Improvement Compared to FIFO in Terms of the Mean and Standard Deviation of Cycle Time for MIMAC Data Set #1

4.2 MIMAC Data Set #3

The results for data set #3 show a completely different picture (see Figs. 3 and 4). First, the lowest MCT is achieved by MIVS. The relative improvement of MIVS compared to FIFO is, however, only about 2.5%. EDD and both fluctuation smoothing policies perform worse than MIVS and FIFO as far as MCT is concerned. The relative deviation ranges from 10 to 15%. If we take into account SCT, the results of FSVCT are outperformed by any of the other dispatch rules. The relative improvement of FSVCT compared to FIFO is about 22%. MIVS performs almost the same as FIFO in terms of SCT.




Figure 3: Mean and Standard Deviation of Cycle Time for MIMAC Data Set #3

As far as the individual products are concerned, we are not able to report due to the lack of space. However, it can be observed that there is no general ranking among the dispatch rules. The MCT and SCT results depend very much on the product and on the release rate of that product. The results, however, suggest that MIVS achieves a small product MCT if the corresponding release rate is high. Further, it is amazing that although FSVCT is devoted to the reduction of SCT, FIFO and MIVS achieve superior results for some products.




Figure 4: Relative Improvement Compared to FIFO in Terms of the Mean and Standard Deviation of Cycle Time for MIMAC Data Set #3

5 CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE RESEARCH

In this research, we have compared five dispatching rules that aim to reduce the mean and the variance of lot cycle times in semiconductor manufacturing. The major conclusion from our investigation is that findings derived for small sample models do not necessarily apply for large fabs. Obviously, the performance of dispatching rules depends on the characteristics of the fab, such as the load

and product mix, the topology of the flow of material on the shop floor, and lot transportation.

Additionally, we found that in a multi-product environment a single dispatch rule could not achieve the best results in terms of the mean and the standard deviation of cycle time for all products. Due to this fact we recommend line managers use a dedicated simulation model of their particular fab for performance optimization. Academics should develop and test new dispatching and scheduling systems using several different and relatively large fab models.

ACKNOWLEDGEMENT

The research for this paper was conducted while the authors were with the Chair of Distributed Systems at the University of Wuerzburg, Germany. We would like to thank Prof. Tran-Gia, Dr. Rose, and Dr. Gerlich for many fruitful discussions during the course of this research.

REFERENCES

- Brown, S., F. Chance, J. W. Fowler, and J. K. Robinson. 1997. A Centralized Approach to Factory Simulation. *Future Fab International*. June 1997.
- Collins, D. W., K. Williams, and F. C. Hoppenstaedt. 1997. Implementation of Minimum Inventory Variability Scheduling 1-Step Ahead Policy in a Large Semiconductor Manufacturing Facility. In *Proceedings of the 6th International Conference on Emerging Technologies and Factory Automation (ETFA)*. Los Angeles, CA, September 1997, 497-504.
- Fowler, J. W., and J. K. Robinson. 1995. Measurement and Improvement of Manufacturing Capacity (MIMAC) Project Final Report, *SEMATECH Technology Transfer #95062861A-TR*. Austin, TX, 1995. Also published as: *Manufacturing Science and Technology for IC Production*, JESSI T30C / ESPRIT 8003, Theme 3.3, MST3-AI300-R-NI04-1.
- Gupta, P., P. R. Kumar, D. Andersen, T. Ivanova, and E. Tietman. 1999. On Cycle-Time Performance Improvement Under Varying Product Mixes by Choice of Scheduling Policies. In *Proceedings of the 1999 International Conference on Semiconductor Manufacturing Operational Modeling and Simulation (SMOMS'99)*. San Francisco, CA, 9-12.
- Hogg, G., J. W. Fowler, and M. Ibrahim. 1991. Flow control in semiconductor manufacturing: A survey and projection of needs. *SEMATECH Technology Transfer #91110757A-GEN*, Austin, TX.
- Li, S., T. Tang, and D. W. Collins. 1996. Minimum Inventory Variability Schedule With Applications in Semiconductor Fabrication. *IEEE Transactions on Semiconductor Manufacturing* 9(1):145-149.

- Lu, S. C. H., D. Ramaswamy, and P. R. Kumar. 1994. Efficient Scheduling Policies to Reduce Mean and Variance of Cycle-Time in Semiconductor Manufacturing Plants. *IEEE Transactions on Semiconductor Manufacturing* 7(3):374-388.
- Mittler, M., A. K. Schoemig, and N. Gerlich. 1995. Reducing the Variance of Cycle Times in Semiconductor Manufacturing Systems. In *Proceedings of the International Conference on Improving Manufacturing Performance in a Distributed Enterprise: Advanced Systems and Tools*. Edinburgh, UK, July 1995, 89-98.
- Mittler, M., and A. K. Schoemig. 1999. Comparison of Dispatching Rules for Reducing the Mean and Variability of Cycle Times in Semiconductor Manufacturing. In *Proceedings of the Symposium on Operations Research 1999 (SOR '99)*. Magdeburg, Germany.
- Morrison, J., M. Janakiram, and P. R. Kumar. 1999. A Comparative Study of Scheduling Policies at Motorola Fabs. In *Proceedings of the 1999 International Conference on Semiconductor Manufacturing Operational Modeling and Simulation (SMOMS'99)*. San Francisco, CA, 51-56.
- Rose, O. 1999. Estimation of the Cycle Time Distribution of a Wafer Fab by a Simple Simulation Model. In *Proceedings of the 1999 International Conference on Semiconductor Manufacturing Operational Modeling and Simulation (SMOMS'99)*. San Francisco, CA, 133-138.
- Schruben, L.W. 1982. Detecting Initialization Bias in Simulation Output, *Operations Research* 30:569-590.
- Uzsoy, R., C. Lee, and L. Martin-Vega. 1992. A review of production planning and scheduling models in the semiconductor industry, Part I: System characteristics, performance evaluation and production planning. *IIE Transactions on Scheduling and Logistics* 24:47-61.
- Uzsoy, R., C. Lee, and L. Martin-Vega. 1994. A review of production planning and scheduling models in the semiconductor industry, Part II: Shop Floor Control, *IIE Transactions on Scheduling and Logistics* 26: 44-55.
- Wein, Lawrence M. 1988. Scheduling Semiconductor Wafer Fabrication, *IEEE Transactions on Semiconductor Manufacturing* 1(3):115-130.
- Ph.D. in Natural Sciences in 1996 from the University of Wuerzburg, Germany. From 1992 to 1997, he has been Assistant Professor for stochastic modeling of manufacturing systems with the Chair of Distributed Systems at the University of Wuerzburg. His major interests include modeling and optimization of supply chains using state-of-the-art planning and scheduling systems. Dr. Mittler is a member of INFORMS, GI (German Chapter of the ACM), and GOR (German Operations Research Society).

ALEXANDER K. SCHOEMIG joined Infineon Technologies AG in 1997 (then: Siemens AG, Semiconductors) as a Simulation Engineer and Operations Analyst. He is currently responsible for the training of the simulation teams of the Infineon 6" fab cluster and the integration of queuing modeling methods and simulation techniques in Infineon's operations management system.

Dr. Schoemig received a Master degree in Computer Science in 1992 and a Ph.D. in Natural Sciences in 1997 from the University of Wuerzburg, Germany. From 1993 until 1997 he has been research fellow of the German Research Foundation (DFG), working in a project about stochastic modeling of manufacturing systems. His main research interests are modeling and performance evaluation of production systems and business processes using queueing theory, stochastic petri nets, and discrete event simulation.

Dr. Schoemig is member of INFORMS, GI (German Chapter of the ACM), and GOR (German Operations Research Society).

AUTHOR BIOGRAPHIES

MANFRED MITTLER joined IBM Global Services in 1997 as a consultant for Supply Chain Management and Advanced Planning and Scheduling systems. In this position, he participated in several projects in the semiconductor and automotive industry. Dr. Mittler received a Master degree in Mathematics in 1992 and a